

# Nanoelectronics

## Miniaturisation in Electronics: Scaling Challenges

With slides from:

Prog. Aidan Quinn (Nanotechnology Group, Tyndall)

Prof. Jean-Pierre Colinge (formerly head of MNE Centre, Tyndall)


Dr Lida Ansari (Electronics Theory Group, Tyndall)

Dr Vladimir Djara (ex - Silicon Research Group & CFF, Tyndall)

Dr Barry O'Sullivan (ex - SRG, Tyndall)

- Microprocessor performance: 2011 vs 1971
- Semiconductor Industry Overview (ITRS)
  - International Technology Roadmap for Semiconductors (2011 Edition)  
<http://www.itrs.net/Links/2011ITRS/Home2011.htm> (pub. Feb. 2012)  
Executive Summary, Lithography, Emerging Research Devices, Emerging Research Materials sections
- Moore's Law (Scaling).
- Silicon Process Scaling Challenges.
  - Lithography
  - Transistor
  - Gate Dielectric
  - Interconnects
  - Power Dissipation

# First Transistor (1947)





Transistor  
“Transforming resistor”




At Bell laboratories in 1947

# Discrete Electronic Circuits




- ✓ **Electronic elements wired or soldered together onto circuit boards.**
- ✓ **Large space**
- ✓ **Expensive**

# Early Integrated Circuits




Nobel Prize, 2000


Jack Kilby: Inventor of the first integrated circuit – at Texas Instruments in 1959





Robert Noyce: First monolithic integrated circuit



# Intel Quad-Core (2,000,000,000 transistors), 2008



One centimeter



4000 transistors of **22 nm**  
gate length fit across the  
width of a human hair!


6

Higher numbers of  
transistors on a chip


- {
  - High speed of microprocessors
  - Low cost
  - Low power consumption

The first transistor 1947

## Past & Present: Silicon Microprocessors at the 20 nm length scale (a human hair is about 50,000 nm in diameter)







**1971:**  
Intel 4004. First commercially available microprocessor:  
5 kilobits of data (~ a text message)  
~600 kHz clock frequency



**2011:**  
8 x 128 Gbit die  
  
1 Terabit of data (~50,000 photos from a 3 Megapixel camera)  
~3 GHz clock frequency




## Near Future: 3D Nanotransistors



Nanoscale Tri-gate Transistors Fabricated at Tyndall using Electron-Beam Lithography (Prof. J.P. Colinge). Electron microscopy images from Intel Ireland (2014).


# Classical CMOS Field-effect Transistor




- First MOSFET IC's produced in 1963
- SiO<sub>2</sub> was the gate dielectric of choice until 2008
- Channel / gate oxide interface critical to device performance and long-term stability
- L is the channel (gate) length

## What is a MOSFET ?


### MOSFET: Metal Oxide Semiconductor Field Effect Transistor



45-nm node  
(INTEL)



## MOSFET: Metal Oxide Semiconductor Field Effect Transistor





UNIVERSITAT  
JAUME I



# Transistor is a switch!



Julius Edgar Lilienfeld ,  
1925



Dawon Kahng, 1959





Aug. 27, 1963

DAWON KAHNG

3,102,230


ELECTRIC FIELD CONTROLLED SEMICONDUCTOR DEVICE

Filed May 31, 1960



## MOS Gate Stack



→ Ideal Case






## MOS Gate Stack


→ Ideal Case





→ Ideal Case




**OFF state**




→ Ideal Case




→ Ideal Case




→ Ideal Case




→ Ideal Case




→ Ideal Case




$$Q_{inv} = C_{ox} \cdot (V - V_{Th})$$




→ Non-ideal Case




$$Q_{inv} + Q_{trap} = C_{ox} \cdot (V + \Delta V - V_{Th})$$



→ Non-ideal Case




$$Q_{inv} + Q_{trap} = C_{ox} \cdot (V + \Delta V - V_T)$$



$\Delta V$  yields degradation of SS



Gordon Moore




Traditional scaling  
increasingly challenging →  
new materials & novel  
devices


Source ITRS

## Motivation

Number of transistors in ICs had doubled every year from the invention of the IC in 1958 until 1965 and predicted that the trend would continue “for at least ten years”




## Moore's Law: Number of transistors per unit area doubles every 2 years



Source: Intel (Oct. 2009)

# Top-down MOS transistors




SOURCE: RAY KURZWEIL, "THE SINGULARITY IS NEAR: WHEN HUMANS TRANSCEND BIOLOGY", P.67, THE VIKING PRESS, 2006. DATAPOINTS BETWEEN 2000 AND 2012 REPRESENT BCA ESTIMATES.

## Typical feature size for a given ITRS node/year

Definitions of typical feature size for a given ITRS node/year


NB Some features are even smaller, e.g. gate length






UNIVERSITAT  
JAUME I

## Gate Pitch (Intel)



Source: Intel (Oct. 2009)


# Static Random Access Memory (SRAM) Cell Size



Source: Intel (Oct. 2009)

## Scaling Nodes (term gradually being replaced by "Year of First Production" due to differences in scaling rates)

Why: 500 nm, 350 nm, 250 nm, 180 nm, 130 nm, 90 nm, 65 nm, 45 nm, 32 nm ?



Area of 1 transistor:

$$A_n = L_n^2$$

$$\begin{aligned} A_{n+1} &= A_n / 2 \\ &= L_{n+1}^2 \end{aligned}$$


$$\begin{aligned} \Rightarrow L_{n+1}^2 &= L_n^2 / 2 \\ \Rightarrow L_{n+1} &= L_n / \sqrt{2} \end{aligned}$$

$$\begin{aligned} A_{n+2} &= A_{n+1} / 2 \\ &= A_n / 4 \\ &= L_{n+2}^2 \end{aligned}$$

$$\begin{aligned} \Rightarrow L_{n+2}^2 &= L_n^2 / 4 \\ \Rightarrow L_{n+2} &= L_n / 2 \end{aligned}$$

$$\sqrt{2} \approx 1.4 \quad 1/\sqrt{2} \approx 0.7$$


## Moore's Law driven by scaling




Source ITRS 2001

## Moore's Law driven by scaling

All leading-edge logic products:




## Top-down MOS transistors






UNIVERSITAT  
JAUME I

## Top-down MOS transistors



Intel, 2011



Intel, 2010

## Predicted Feature Sizes in CMOS

Table B

*ITRS Table Structure—Key Lithography-related Characteristics by Product  
 Near-term Years*

<i>Year of Production</i>	2011	2012	2013	2014	2015	2016	2017	2018
<i>Flash ½ Pitch (nm) (un-contacted Poly)(f)[2]</i>	22	20	18	17	15	14.2	13.0	11.9
<i>DRAM ½ Pitch (nm) (contacted)[1,2]</i>	36	32	28	25	23	20.0	17.9	15.9
<i>MPU/ASIC Metal 1 (M1) ½ Pitch (nm)[1,2]</i>	38	32	27	24	21	18.9	16.9	15.0
<i>MPU High-Performance Printed Gate Length (GLpr) (nm) ††[1]</i>	35	31	28	25	22	19.8	17.7	15.7
<i>MPU High-Performance Physical Gate Length (GLph) (nm)[1]</i>	24	22	20	18	17	15.3	14.0	12.8
<i>ASIC/Low Operating Power Printed Gate Length (nm) ††[1]</i>	41	35	31	25	22	19.8	17.7	15.7
<i>ASIC/Low Operating Power Physical Gate Length (nm)[1]</i>	26	24	21	19.4	17.6	16.0	14.5	13.1
<i>ASIC/Low Standby Power Physical Gate Length (nm)[1]</i>	30	27	24	22	20	17.5	15.7	14.1
<i>MPU High-Performance Etch Ratio GLpr/GLph [1]</i>	1.4589	1.4239	1.3898	1.3564	1.3239	1.2921	1.2611	1.2309
<i>MPU Low Operating Power Etch Ratio GLpr/GLph [1]</i>	1.5599	1.4972	1.4706	1.2869	1.2640	1.2416	1.2196	1.1979

NB: Sizes are predicted,  
 manufacturing solutions have not been identified/optimised for all nodes.



## Predicted Feature Sizes in CMOS

Near-term Years						
Year of Production	2011	2012	2013	2014	2015	2016
Flash $\frac{1}{2}$ Pitch (nm) (un-contacted Poly)(f)[2]	22	20	18	17	15	14.2
DRAM $\frac{1}{2}$ Pitch (nm) (contacted)[1,2]	36	32	28	25	23	20.0
MPU/ASIC Metal 1 (M1) $\frac{1}{2}$ Pitch (nm)[1,2]	38	32	27	24	21	18.9
MPU High-Performance Printed Gate Length (GLpr) (nm) ††[1]	35	31	28	25	22	19.8
MPU High-Performance Physical Gate Length (GLph) (nm)[1]	24	22	20	18	17	15.3

Long-term Years								
Year of Production	2019	2020	2021	2022	2023	2024	2025	2026
Flash $\frac{1}{2}$ Pitch (nm) (un-contacted Poly)(f)[2]	10.9	10.0	8.9	8.0	8.0	8.0	8.0	8.0
DRAM $\frac{1}{2}$ Pitch (nm) (contacted)[1,2]	14.2	12.6	11.3	10.0	8.9	8.0	7.1	6.3
MPU/ASIC Metal 1 (M1) $\frac{1}{2}$ Pitch (nm)[1,2]	13.4	11.9	10.6	9.5	8.4	7.5	6.7	6.0
MPU High-Performance Printed Gate Length (GLpr) (nm) ††[1]	14.0	12.5	11.1	9.9	8.8	7.9	6.79	5.87
MPU High-Performance Physical Gate Length (GLph) (nm)[1]	11.7	10.6	9.7	8.9	8.1	7.4	6.6	5.9

NB: Sizes are predicted,  
manufacturing solutions have not been identified/optimised for all nodes.



## Lithography Challenges (Near Term)


Year of Production	2011	2012	2013	2014	2015	2016	2017	2018
DRAM $\frac{1}{2}$ pitch (nm) (contacted)	<b>36</b>	<b>32</b>	<b>28</b>	<b>25</b>	<b>23</b>	<b>20.0</b>	<b>17.9</b>	<b>15.9</b>
<b>DRAM</b>								
DRAM $\frac{1}{2}$ pitch (nm)	<b>36</b>	<b>32</b>	<b>28</b>	<b>25</b>	<b>23</b>	<b>20</b>	<b>18</b>	<b>16</b>
CD control (3 sigma) (nm) [B]	<b>3.7</b>	<b>3.3</b>	<b>2.9</b>	<b>2.6</b>	<b>2.3</b>	<b>2.1</b>	<b>1.9</b>	<b>1.7</b>
Contact in resist (nm) - Note Optical now, EUV later	<b>55</b>	<b>55</b>	<b>55</b>	<b>55</b>	<b>29</b>	<b>26</b>	<b>23</b>	<b>21</b>
Contact after etch (nm)	<b>36</b>	<b>32</b>	<b>28</b>	<b>25</b>	<b>23</b>	<b>20</b>	<b>18</b>	<b>16</b>
Overlay [A] (3 sigma) (nm)	<b>7.1</b>	<b>6.4</b>	<b>5.7</b>	<b>5.1</b>	<b>4.5</b>	<b>4.0</b>	<b>3.6</b>	<b>3.2</b>
$k_1$ (13.5nm) EUVL	<b>0.66</b>	<b>0.59</b>	<b>0.52</b>	<b>0.47</b>	<b>0.55</b>	<b>0.49</b>	<b>0.44</b>	<b>0.51</b>
<b>Flash</b>								
Flash $\frac{1}{2}$ pitch (nm) (un-contacted poly)	<b>22</b>	<b>20</b>	<b>18</b>	<b>17</b>	<b>15</b>	<b>14.2</b>	<b>13.0</b>	<b>11.9</b>
CD control (3 sigma) (nm) [B]	<b>2.3</b>	<b>2.1</b>	<b>1.9</b>	<b>1.8</b>	<b>1.6</b>	<b>1.5</b>	<b>1.4</b>	<b>1.2</b>
Bit line Contact Pitch (nm) [D]	<b>131</b>	<b>120</b>	<b>110</b>	<b>101</b>	<b>93</b>	<b>113</b>	<b>104</b>	<b>95</b>
Contact after etch (nm)	<b>36</b>	<b>32</b>	<b>28</b>	<b>25</b>	<b>23</b>	<b>20</b>	<b>18</b>	<b>16</b>
Overlay [A] (3 sigma) (nm)	<b>7.2</b>	<b>6.6</b>	<b>6.1</b>	<b>5.6</b>	<b>5.1</b>	<b>4.7</b>	<b>4.3</b>	<b>3.9</b>
$k_1$ (13.5nm) EUVL	<b>0.42</b>	<b>0.39</b>	<b>0.35</b>	<b>0.32</b>	<b>0.38</b>	<b>0.35</b>	<b>0.32</b>	<b>0.38</b>
<b>MPU / Logic</b>								
MPU/ASIC Metal 1 (M1) $\frac{1}{2}$ pitch (nm)	<b>38</b>	<b>32</b>	<b>27</b>	<b>24</b>	<b>21</b>	<b>18.9</b>	<b>16.9</b>	<b>15.0</b>
MPU gate in resist (nm)	<b>35</b>	<b>31</b>	<b>28</b>	<b>25</b>	<b>22</b>	<b>20</b>	<b>18</b>	<b>16</b>
MPU physical gate length (nm) *	<b>24</b>	<b>22</b>	<b>20</b>	<b>18</b>	<b>17</b>	<b>15</b>	<b>14</b>	<b>13</b>
Gate CD control (3 sigma) (nm) [B] **	<b>2.5</b>	<b>2.3</b>	<b>2.1</b>	<b>1.9</b>	<b>1.7</b>	<b>1.6</b>	<b>1.5</b>	<b>1.3</b>
Contact in resist (nm)	<b>55</b>	<b>55</b>	<b>55</b>	<b>55</b>	<b>28</b>	<b>25</b>	<b>22</b>	<b>20</b>
Contact after etch (nm)	<b>43</b>	<b>36</b>	<b>30</b>	<b>27</b>	<b>24</b>	<b>21</b>	<b>19</b>	<b>17</b>
Overlay [A] (3 sigma) (nm)	<b>7.6</b>	<b>6.4</b>	<b>5.4</b>	<b>4.8</b>	<b>4.2</b>	<b>3.8</b>	<b>3.4</b>	<b>3.0</b>
$k_1$ (13.5nm) EUVL	<b>0.70</b>	<b>0.59</b>	<b>0.50</b>	<b>0.44</b>	<b>0.52</b>	<b>0.46</b>	<b>0.41</b>	<b>0.48</b>

Manufacturable solutions exist, and are being optimized

Manufacturable solutions are known

Interim solutions are known

Manufacturable solutions are NOT known




# Lithography Challenges (Near Term)

YEAR OF PRODUCTION	2015	2017	2019	2021	2024	2027	2030
Logic device technology naming	P70M56	P48M36	P42M24	P32M20	P24M12G1	P24M12G2	P24M12G3
Logic industry "Node Range" Labeling (nm)	"16/14"	"11/10"	"8/7"	"6/5"	"4/3"	"3/2.5"	"2/1.5"
Logic device structure options	finFET FDSOI	finFET FDSOI	finFET LGAA	finFET LGAA VGAA	VGAA, M3D	VGAA, M3D	VGAA, M3D
<b>DRAM</b>							
DRAM minimum $\frac{1}{2}$ pitch (nm)	24	22	18.0	15.0	12.0	9.2	7.7
CD control (3 sigma) (nm) [B]	2.4	2.2	1.8	1.5	1.2	0.9	0.8
Minimum contact/via after etch (nm) [H]	24	22	18	15	12.0	9.2	7.7
Minimum contact/via pitch(nm)[H]	72	66	54	45	36	28	23
Overlay (3 sigma) (nm) [A]	4.8	4.4	3.6	3.0	2.4	1.8	1.5
<b>Flash</b>							
2D Flash $\frac{1}{2}$ pitch (nm) (un-contacted poly)	15	14	12	12	12	12	12
Flash 3D Layer half-pitch targets (nm)	80.0	80.0	80.0	80.0	80.0	80.0	80.0
3D NAND minimum metal pitch(nm)	20.0	20.0	20.0	20.0	20.0	20.0	20.0
CD control (3 sigma) (nm) [B]	1.5	1.4	1.2	1.2	1.2	1.2	1.2
Overlay (3 sigma) (nm) [A]	5.1	4.7	3.9	3.9	3.9	3.9	3.9
<b>MPU / Logic</b>							
MPU/ASIC Minimum Metal $\frac{1}{2}$ pitch (nm)	26	18	12	10	6.0	6.0	6.0
MPU/ASIC finFET fin minimum 1/2 pitch (nm)	21	18	12				
Lateral Gate All Around (LGAA) 1/2 pitch			12	10			
Vertical Gate All Around (VGAA) 1/2 pitch				10	6.0	6.0	6.0
Contacted poly half pitch (nm)	35	24	21	16			
Physical Gate Length for HP Logic (nm)	24	18	14	10			
Vertical Gate All Around (VGAA) pitch (nm)				20	12	12	12
Gate CD control (3 sigma) (nm) [B]	2.4	1.8	1.4	1.0	-	-	-
Metal CD control (3 sigma) (nm) [B]	2.6	1.8	1.2	1.0	0.6	0.6	0.6
Fin CD control (3 sigma) (nm) [B]	0.40	0.30	0.30				
FIN or LGAA LER [C]	0.40	0.30	0.30				
Gate LER [C]	2.4	1.8	1.4	1.0			
Metal LWR [C]	3.9	2.7	1.8	1.5	0.9	0.9	0.9

Source: ITRS 2.0, 2015, Lithography Section,  
<http://www.itrs2.net/itrs-reports.html>

## Market estimations




Players: Intel, Samsung, TSMC,.....

Changes in strategy ahead: optimizing performance at each node prior to launch next one


# Lithography (Optical)

1. A laser beam writes the circuit pattern for a microchip on a layer of light-sensitive polymer (photoresist) that rests atop a layer of chromium on a transparent substrate (e.g. quartz). The sections of polymer struck by the beam can be selectively removed (developed).
2. The exposed sections of chromium are removed by etching, and the rest of the polymer is then dissolved. The result is a mask—the equivalent of a photographic negative.
3. When a beam of monochromatic ultraviolet light is directed at the mask, the light passes through the gaps in the chromium. A lens shrinks the pattern by focusing the light onto a layer of photoresist on a silicon wafer.
4. The exposed parts of the photoresist are removed, allowing the replication of the pattern in miniature on the silicon chips using etching, metal deposition, ion implantation etc.



Scientific American, 2001

# Optical Lithography




Scientific American, 2001




UNIVERSITAT  
JAUME I


# Optical Lithography



# Lithography (e-beam)




# Optical Lithography: Wavelengths and Sources (NB Historical)





- 157nm Wavelength (never used)
  - Photoresist
  - Quartz is no longer transparent at 157 nm - WHY (homework)
  - $\text{CaF}_2$  is the likely replacement material for quartz lens
  - Transparent mask pellicles (degradation)
    - Current materials fail at doses of  $\sim 10 \text{ J/cm}^2$
    - Goal is  $> 1000 \text{ J/cm}^2$

# Challenges in Lithography

- **13nm (EUV) Wavelength (cf. ITRS 2011 Litho Section)**
  - Source power, source lifetime
  - Lens and mask reflective instead of refractive
  - Reflective surface is multiple alternating thin layers of Mo:Si
  - Mask defects
  - Suitable photoresist for EUV (sulfone terpolymers, truxene derivative)




# EUV: Reflective Optics





EUV Mask (UC Berkeley)



## EUV Lithography: 13nm



Mask



### EUV Stepper Prototype


***50nm Lines Printed  
with EUV Lithography***

**All Optical Elements Must Reflect 13nm Radiation**

Source: Intel


## 50nm Resist Lines With 193nm Light

-0.2um focus




“best focus”

-0.3um focus




+0.2um focus

+0.3um focus



+0.3um focus




This legend indicates the time during which research, development, and qualification/pre-production should be taking place for the solution.

Research Required


Development Underway

Qualification / Pre-Production

Continuous Improvement



## E-beam lithography









UNIVERSITAT  
JAUME I


## E-beam lithography

Down to 10 nm  
resolution




# Moore's Law driven by scaling

All leading-edge logic products:




## Complementary Metal-oxide Semiconductor (CMOS) Technology Roadmap



## The future: Beside and Beyond Silicon

### Taxonomy for Nanoscale Information Processing




Source: International Technology Roadmap for Semiconductors 2009

# Information Processing & Storage in the 21<sup>st</sup> Century: Speed, Size, Cost, Power Consumption



Estimated Parameters for Emerging Research Devices and Technologies in 2016

**“Perfect”:**  
 Small  
 Fast  
 Cheap  
 Low-Power


Source: ITRS 2005




# Why Scaling ?





dimensions $t_{ox}, L, W$	$1/a$
doping	$a$
voltage	$1/a$
integration density	$a^2$
delay	$1/a$
power dissipation/Tr	$1/a^2$
Electric Field E	1



Constant field scaling (1960-2003). Theory predicts increased speed and lower power consumption of digital MOS circuits when the critical dimensions are scaled down.








$$P_{total} = P_{dynamic} + P_{static}$$

Charging/discharging  
load capacitance

Leakage



# Dynamic Power Dissipation

→ Scaling Supply Voltage ( $V_{DD}$ )

$$P_{dynamic} = C_{load} \cdot V_{DS}^2 \cdot f$$

$$I_{DS} = \mu \cdot C_{ox} \cdot (w/L) \cdot (V_{GS} - V_{Th}) \cdot V_{DS}$$

L and w, length and width of the channel,  $C_{ox}$  capacitance of insulating layer,  $V_{GS}$ ,  $V_{Th}$  and  $V_{DS}$  voltage gate-source , threshold ( $V_{DD}$ ) and drain-source

Introduce high mobility materials to reduce  $V_{DS}$


Material	Si	Ge	GaAs	$In_{0.53}Ga_{0.47}As$	InAs	InSb
Electron Mobility (cm <sup>2</sup> /Vs)	1400	3900	8500	14000	40000	78000
Hole mobility (cm <sup>2</sup> /Vs)	450	1900	400	300	500	850

The holy grail !

## Monolithic integration of high- $k$ /III-V and high- $k$ /Ge on Si


High electron mobility channel: III-V

High hole mobility channel: Ge




# Strained Silicon Heteroepitaxy - e.g. Growth of SiGe on Si

1




2



1. Growth of SiGe on Si (4% lattice mismatch)
2. Below a critical thickness - strained growth
3. Above critical thickness - dislocations


3



# Strained PMOS and NMOS devices


**PMOS**

T. Ghani et. al. IEDM, 2003



Compressive Strain

**NMOS**




Tensile Strain

Source: Intel (Oct. 2009)

Strain impacts mobility through:


- Energy/subband spacing which affects scattering ( $\tau$ ) ①
- Valley repopulation which changes transport mass ( $m_{\text{eff}}$ ) ②
- Band warpage which changes transport mass ( $m_{\text{eff}}$ ) ③

$$\mu = \frac{q < \tau >}{m_{\text{eff}}}$$



M. Stettler, 2006 SINANO Device Modeling School



## Problems with ultra-thin $\text{SiO}_2$ Gate Oxide layers



- At thickness 1 - 1.2 nm, excessive direct tunnelling in  $\text{SiO}_2$ 
  - Leakage currents in excess of  $100 \text{ A cm}^{-2}$
- Boron penetration through  $\text{SiO}_2$  layer from polysilicon in *p*-channel MOSFET's, after high temperature processing
- Degenerate doped polysilicon gate electrodes
  - In inversion, polysilicon becomes depleted of carriers

Source: Barry O'Sullivan (High-K group, Tyndall)

## Gate oxide (dielectric)






**Gate**  
**1.2nm SiO<sub>2</sub>**  
**Silicon**  
**substrate**

- 90 nm process
- 1.2 nm gate oxide thickness = 5 atomic layers
- Current Leakage is a Serious Problem


**Source: Intel**

## Gate Leakage Currents



## Solution: High- $K$ ( $\kappa$ ) Gate Dielectric

$$\frac{C}{A} = \frac{\epsilon_0 \kappa}{T}$$



$C$ : Capacitance  $A$ : Area

$K$  ( $\kappa$ ): Dielectric Constant


$T$ : Thickness (physical)


Effective/Electrical Oxide ( $\text{SiO}_2$ ) Thickness (EOT) =  $T \times K_{\text{SiO}_2} / K$

- If material with higher permittivity is introduced, increase thickness to get same capacitance per unit area
  - As layer is physically thicker, reduced tunnelling currents
- Replace polysilicon electrodes with metal electrodes
  - Can ensure adequate band offsets for both  $n$  and  $p$ -MOS devices

## Solution: High- $K$ ( $\kappa$ ) Gate Dielectric

Effective/Electrical Oxide ( $\text{SiO}_2$ ) Thickness (EOT) =  $T \times K_{\text{SiO}_2} / K$





Oxide thickness scaling  
-> increased gate leakage


$$P_{static} = I_{leakage} \cdot V_{DD}$$

$$I_d = \mu \cdot C_{ox} \cdot (W/L) \cdot (V_g - V_T) \cdot V_{ds}$$

$$C_{ox} = \epsilon_0 \cdot k / t_{ox}$$

Introduce **high-k** materials to increase  $t_{ox}$

## High K for Gate Dielectrics



Source: Intel


	90nm process	Experimental high-k
Capacitance	1X	1.6X
Leakage	1X	< 0.01X

hafnium silicate,  
zirconium silicate,  
hafnium dioxide  
zirconium dioxide  
HfSiON

J. Maiz,  
Intel, 2007

# High-k + Metal Gate Transistors

- ✓ Integrated 45 nm CMOS process
- ✓ High performance
- ✓ Low leakage
- ✓ Meets reliability requirements
- ✓ Manufacturable in high volume




**Low Resistance Layer**

**Work Function Metal**  
Different for NMOS and PMOS

**High-k Dielectric**  
Hafnium based

**Silicon Substrate**



## Requirements of a new dielectric: Material

- Good stoichiometry (*i.e.* no vacancies and/or other defects)
- Structure (amorphous vs. crystalline)
- Uniform continuous films; small roughness
- Minimal thickness of interfacial layer(s)
- Thermal stability with respect to silicon
  - Subsequent to annealing at temperatures up to 1000°C
- Low concentration of impurities (C, H, metals, *etc.*)




### Processing and Integration Issues

- Compatibility with polysilicon processing (or metal gates)
- Diffusion barriers to dopants
- No metal diffusion into the Si channel
- Manufacturability (tools, *etc.*)
- Stability in air / water solubility ?

## Requirements of a new dielectric : Electrical

- High dielectric constant ( $10 < \kappa < 50$ )
- Low leakage current density ( $< 1 \text{ A cm}^{-2}$  at  $V_{GS} = V_{DD}$ )
- Equivalent oxide thickness ( $T_{eq}$ ) less than 1.2 nm
- Large band gap ( $> 6 \text{ eV}$ ) / suitable band offsets ( $> 1 \text{ eV}$ )
- Electron / hole mobility  $\sim 95\% \text{ SiO}_2$  / Si devices at  $1 \text{ MV / cm}$
- Low concentration of bulk traps / fixed charge; no hysteresis
  - Small  $\Delta V_{FB}$  shifts (cf. ideal)
- Reliability comparable to  $\text{SiO}_2$
- Low interface state density,  $\sim \text{mid } 10^{10} \text{ cm}^{-2} \text{ eV}^{-1}$

- Gate dielectric, silicon dioxide, is only a few atomic layers thick now → leakage current increases







Huff et. al., Microelectronic Engineering, 69 (2003)




UNIVERSITAT  
JAUME I


# Crafting Films with Atomic Layer Deposition




# Atomic Layer Deposition (ALD) of $\text{Al}_2\text{O}_3$



- two self-limiting surface reactions are used in sequence to grow thin film
- ALCVD should result in good uniformity and thickness control
- **chemical condition of starting surface is extremely important**




## Current Gate Stack (based on $\text{HfO}_2$ high-K)



## High K Gate

- Control Interface, Stress, Fixed charge, etc.
  - New additives?
- New Chemical Precursors
- New Gate Electrode Material
- New Etch Chemistries
- Future: Need K ~50-100

# Interconnects




## SHORT HISTORY OF INTERCONNECTS

1. Noyce Invention 1959  
*Al & SiO<sub>2</sub>*
2. Mid 1970's  
*Sputtered Al Alloys*  
*Deposited SiO<sub>2</sub>*
3. Late 70's  
*Dry Etch, 2 Level Metal*
4. Early 80's  
*W @ M1, W Plugs*  
*≤ 2 Level metal; SiO<sub>2</sub>, Al Alloys*
5. Late 80's  
*CMP*  
*< 2 Level metal; SiO<sub>2</sub>, Al Alloys*
6. 1997 IBM Announces Cu  
*Damascene Cu & SiO<sub>2</sub>*
7. Late 90's early 2000s  
*Florosilicate Glass K~3.5+*
8. NOW  
*Silk, OSG K~2.8*
9. 2007 K=2.7-2.4
10. 2010 K=2.1
11. 2013 K=1.9

**5 Changes, 1st 35 Years; Planning 6 Changes,  
16 Years; then No More “Materials Solutions”**

# Interconnect Material Challenges at 65 nm node


8 layers of metal



Two-layer dielectric for low capacitance and low cost.  
Must Reduce Dielectric Constant (K) and Resistance

J. Maiz, Intel, 2007



# Interconnect Resistance: Barrier Layers



- Need thin but effective barrier to prevent Cu diffusion
- Would prefer Self Assembling Precursors vs deposition
- Need Adhesion to all layers
- New material &/or deposition technology...

## Interconnect Resistance: Increased Resistivity

- Need thin but effective barrier to prevent Cu diffusion
  - Would prefer Self Assembling Precursors vs deposition
  - Need Adhesion to all layers
  - New material &/or deposition technology...



- Effective resistivity increase due to:
  - Cross section reduction due to barriers
  - Increased scattering from grain boundaries and surfaces

$\text{SiO}_2$  has a relative dielectric constant

$$K = \varepsilon_r = \frac{\varepsilon}{\varepsilon_0} = 3.9$$


Low- $k$  materials those that have dielectric constant smaller than  $\text{SiO}_2$ .

(i.e.  $K= 3.7$  for  $\text{SiCN}$ ,  $K= 3.0$  for  $\text{C:SiO}_2$ )


Dielectric constant influences in the capacitance of the gate and thus, it may limit its response time

$$C = \frac{SK\varepsilon_0}{d} \quad \tau = RC$$

# Low-*K* materials for high speed gates



## Delay as Function of Feature Size



## The Previous Model is Simplistic But.....

- Not all Products/Circuits are RC Delay Limited
- Some Cross Talk Limited (line-line C)
- 30%-70% Power Dissipated in Interconnects (R, C indirectly)
- Reliability (Copper helps, Low-K doesn't)

SO

Becoming Clear That TEM Mode Wires Wrapped in Insulators are Becoming a Performance Limiter.


&

Unlike Almost Everything Else in IC technology  
“Shrinks” Degrade Interconnect Performance

## Super Materials Needed for low- $K$

- Stress in process & assembly a big issue
- Design Electrical & Mechanical Properties
- Improve adhesion between materials
- Molecular self assembly...
- Nano-materials


## Very Low- $K$ : Porous Materials




Source: Intel

### Low- $k$ xerogel structure

Mechanical Strength and Integration Issues




# Self Assembled Nanoporous Low K Dielectric



(M.A. Morris, Chemistry Dept., UCC)

## Power Dissipation - Key Challenge (old graphic)



- Scaling continues .....
- Lithography: New tools and processes needed
- Many new materials needed
  - Lithography
  - Transistor
  - Interconnects
  - Molecular assembly....
- Lower K ILDs are weaker
  - Mechanical issues in processing
  - Mechanical issues in assembly

# Dynamic Power Dissipation

→ Scaling Supply Voltage ( $V_{DD}$ )

$$P_{dynamic} = C_{load} \cdot V_{DD}^2 \cdot f$$


$$I_d = \mu \cdot C_{ox} \cdot (W/L) \cdot (V_g - V_T) \cdot V_{ds} \quad (@ V_{ds} = V_{DD})$$

Introduce **high mobility** materials to reduce  $V_{DD}$

Material	Si	Ge	GaAs	In <sub>0.53</sub> Ga <sub>0.47</sub> As	InAs	InSb
Electron Mobility (cm <sup>2</sup> /Vs)	1400	3900	8500	14000	40000	78000
Hole mobility (cm <sup>2</sup> /Vs)	450	1900	400	300	500	850

# Challenges for III-V MOSFETs

## Integration of High- $k$ on III-V




Chu, *APL*, 99:4, 042908 (2011)

Control of oxide/InGaAs interface


Target:  
SS ~ 60 mV/dec.

## Scaling (S/D Resistance)




## Integration of III-V on Si

### Aspect Ratio Trapping



Waldron, *ECST*, 45:4, 115 (2012)


### Bonding



Yokoyama, *IEEE EDL*, 32:9, 1218 (2011)

# Challenges for III-V MOSFETs

## Integration of High- $k$ on III-V




Chu, *APL*, 99:4, 042908 (2011)

Control of oxide/InGaAs interface

Target:  
SS ~ 60 mV/dec.


## Scaling (S/D Resistance)



Target for 12-nm node:  
 $\rho_C = 5 \times 10^{-9} \Omega \cdot \text{cm}^2$


## Integration of III-V on Si

### Aspect Ratio Trapping



Waldron, *ECST*, 45:4, 115 (2012)

### Bonding



Yokoyama, *IEEE EDL*, 32:9, 1218 (2011)